Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

LVDS resistor termination in Cyclone III

Hello, I have a design with 2 FPGA (EP3C16F484) linked together with a set of LVDS line. I use pins in bank 1, 2, 5 an 6. Should I place a 100ohms resistors on the receiver side, or is it i...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

--- Quote Start ---

Hello I am Miguel and working on FPGAs for 4 years.

I recently found an doubt that I ant to confirm:

All IO banksfrom Cyclone 3 have dedicated LVDS RECEIVERS and only 1, 2, 5 and 6 have DEDICATED LVDS Transmitters right???

Thank you in advance.

Regards

--- Quote End ---

Right. Best explained in C-III Device handbook chapter 7: http://www.altera.com/literature/hb/cyc3/cyc3_ciii51008.pdf