Altera_ForumHonored Contributor15 years agoLVDS resistor termination in Cyclone III Hello, I have a design with 2 FPGA (EP3C16F484) linked together with a set of LVDS line. I use pins in bank 1, 2, 5 an 6. Should I place a 100ohms resistors on the receiver side, or is it i...Show More
Altera_ForumHonored Contributor15 years ago --- Quote Start --- Should I place a 100ohms resistors on the receiver side --- Quote End --- Yes. The hardware manual is clear about this point.
Recent DiscussionsSDRAM ( Single Data Rate ) refresh verilogLVDS Compatibility with GTS Refclk (CML / HCSL)GTS Transceiver PLL UsageHPS DDR InterfaceSDM Monitoring & Thermal Behavior