Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

LVDS problem on the De2-70

I use de2-70 board to test the LVDS voltage values.

My design is posted below.

Now I got a odd problem.

The signal derectly outputed by PLL, its average voltage is 1.2V and maximum voltage is 2.5V. But the signal outputed by the counter, its average voltage is 1.2V and maximum voltage is 4.4V and its also have the negative voltage value.

I think it's so weird. Is my design right?

P.S. the vccio is 2.5V.

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    16 years ago

    Seems like you never consulted the Cyclone II LVDS specification. Unlike Cyclone III or high end FPGA, Cyclone II doesn't provide a true LVDS driver. It needs external resistors, either in the 3R (Device Handbook Figure 11-3) or the 1R/RSDS configuration (Figure 11-7). In addition, a 100 ohm differential load at the receiver must be present to get the correct LVDS level.

    The DE2-70 board isn't actually wired for differential signaling. You have additional 47 ohm series resistors in the input protection network that must be taken into consideration.