Forum Discussion
LVDS pin detail on Arria 10
- 10 months ago
Hi,
LVDS I/O bank—supports differential and single-ended I/O standards up to 1.8 V. So you can use for single-ended.
If that IO you're using for LVDS SERDES, I don't think you can use 1.8V check this SERDES I/O Standards Support in Arria® 10 Devices https://www.intel.com/content/www/us/en/docs/programmable/683461/current/serdes-i-o-standards-support-in-devices.html
Thanks,
Regards,
Sheng
Please be informed that starting October 1st, the FPGA Forum on community.intel.com will be placed in read-only mode.
You will still be able to view and access existing content, but new posts, comments, or edits will no longer be permitted during this transition period.
For urgent technical support, we kindly ask that you reach out through Intel Premier Support (IPS) via your DFAE (Altera authorised distributors) engagement.
We appreciate your patience as we prepare for the official launch of the new FPGA forum on October 14th, where posting capabilities will resume.
Thank you for your continued support and understanding.
Regards.
Richard Tan