Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

LVDS and Cyclone II Nios DEV Kit

Hello, Currently I use Nios II development kit with EP2c35 device. Also this kit contains Prototype connectors (Proto1 and Proto2). Can I use some I/O pins of this connectors as differentia...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Thank you again,

The RX signal, a data from slaves, should be differential and tri-stated by OE signal generated by the master located in FPGA.

Can you suggest how to do "one LVDS receiver pair and a pair of pseudo-differential operated tris-state buffers" practically?

I'm very greatful for your support,

U.