Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorLoss of lock in the PLL of ALTLVDS_Rx
Hi, I have two similar boards based on Cyclone III. My project works in both boards. This project performs exchange of data between boards with LVDS (physical link is made by SATA cable and conn...
Altera_ForumHonored Contributor
Honored Contributor --- Quote Start --- About clocking scheme. --- Quote End --- Yes, that would be the standard source synchronous scheme in my understanding. That means, if the design is using both a LVDS receiver and transmitter, it would use two sepearate PLLs (respectively the Tx PLL shared with the system clock), because Rx-PLL is clocked from the transmitter and Tx-PLL locally.
