Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Loss of lock in the PLL of ALTLVDS_Rx

Hi, I have two similar boards based on Cyclone III. My project works in both boards. This project performs exchange of data between boards with LVDS (physical link is made by SATA cable and conn...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Also, there is a very interesting moment in report:

Info: Parameter "outclock_divide_by" = "4"

But in Wizard of ALTLVDS I configured "outclock divide factor = 8" !!!

It is obvious disagreement which may be the bug of Quartus II.