Looking at gate signals inside a block

Question

So the problem is that I have a top level block diagram and I can of course make pins and check the inputs and outputs of the blocks when I do the simulation after compiling the design and making a vector waveform file.

The problem is that just How can I check the signals inside the blocks?

If I have not connected an input/output pin to suppose an a D flip flop called inst6 inside a block, how do I check its value without attaching a pin to it?

The only thing is that adding pins makes the diagram messy. I want to see how the value of all the gates, flip flops is changing with time in the different blocks but don't want to add pins to them.

altera_forum · Answer

The easiest way to do this is use HDL instead of block diagrams and use Modelsim - you have full access to monitor all signals.

altera_forum · Answer

Hello, What about change the filter option in the node finder of the vector wafeform file:  pins: all pins: all and register postfitting ... design entry all names.  good luck.

Forum Discussion

Looking at gate signals inside a block

2 Replies

Recent Discussions

QSPI DDR Interface with Cyclone10LP: Maximum frequency

System PLL of Agliex5 PCIE example design cannot be locked after configuration

MAX 10 FPGA POR trip Levsl and tRAMP

MAX10 fiftyfivenm encrypted module

PCIe not working (no enumeration) Agilex™ 5 FPGA E-Series 065B Modular Development Kit