Forum Discussion
Altera_Forum
Honored Contributor
16 years agoLooking at gate signals inside a block
So the problem is that I have a top level block diagram and I can of course make pins and check the inputs and outputs of the blocks when I do the simulation after compiling the design and making a v...
Altera_Forum
Honored Contributor
16 years agoHello,
What about change the filter option in the node finder of the vector wafeform file: pins: all pins: all and register postfitting ... design entry all names. good luck.