Looking at gate signals inside a block

So the problem is that I have a top level block diagram and I can of course make pins and check the inputs and outputs of the blocks when I do the simulation after compiling the design and making a v...