LogicLock in MAX II CPLD

I use Quartus II 14.0 and MAX II CPLD EPM 570. Found that Quartus tool completely changes logic placement for a minor update in RTL. How can I fix the logic blocks to the particular location for every compilation ?