Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Loading SRAM,SDRAM or FLASH on DE1, using Linux, without Qsys, SOPC or NIOS

I have a design which needs data preloaded into one or more of NVRAM and/or SRAM and/or SDRAM on a DE1. I am using Quartus II Web Edition 11.1 sp1. I am not using Qsys, SOPC or NIOS, as the d...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Hey Andy,

http://www.nyangau.org/rememotech/rememotech.htm

I don't see any mention of Modelsim here.

If you really want to make sure things work, then I'd recommend getting a simulation of your core working under Modelsim first.

Don't even bother trying to debug in hardware until you can boot your processor under Modelsim.

Something as simple as a toggling I/O pin would be a major milestone. From there, it should be trivial to get it working in hardware.

In fact, its only an 8-bit micro, so it can almost certainly be designed to boot from an on-chip RAM.

Cheers,

Dave