Forum Discussion

Honored Contributor

16 years ago

LIFO make with array and Cyclone

Hello everyone! first sorry for my english.. I must create a driver memory LIFO (stack). Implementation of memory using VHDL plate (array) and through a block of memory from resource type Altera Cycl...

Altera_Forum

Honored Contributor

16 years ago

Have a look at the recommended hdl coding styles (http://www.altera.com/literature/hb/qts/qts_qii51007.pdf?gsa_pos=15&wt.oss_r=1&wt.oss=guidelines%20hdl), especially the "Inferring Memory Functions from HDL Code" chapter. It gives you some example of VHDL code that will infer FPGA memory.

Forum Discussion

LIFO make with array and Cyclone

Recent Discussions

Questa Starter license missing FEATURE/INCREMENT lines”

Issue with configuring EPCQ64A & Cyclone10LP using NiosV as processor.

Error with PDN Tool 2.0 for Cyclone V

Trouble Getting started with Stratix 10 SOC

JTAG Chain Broken on Agilex 7-I Dev Kit