Forum Discussion

New Contributor

4 years ago

JTAG scan chain broken

Hi, I'm trying to program a standalone Cyclone III FPGA (EP3C10E144C7) using the USB Blaster II cable in the JTAG mode. I load my FPGA into an adapter that breaks out the 144 pins of the FPGA into...

Ash_R_Intel

Regular Contributor

4 years ago

Hi,

Please refer this handbook: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyc3/cyc3_ciii51015.pdf

Page 1 has this info: "All E144 packages have an exposed pad at the bottom of the package. This exposed pad represents the ground pad that must be connected to the ground plane on your PCB. This exposed pad is used for electrical connectivity and not for thermal purposes."

Regards.

Forum Discussion

JTAG scan chain broken

Recent Discussions

B32A (1591) Package Mechanical Drawing

JTAG Chain Broken on Agilex 7-I Dev Kit

Cyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memory

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration