Forum Discussion
Altera_Forum
Honored Contributor
15 years ago --- Quote Start --- I had hoped not to have to reinvent the wheel if it had already been done. --- Quote End --- I fear, the problem is somewhat special. JTAG speed of FPGA is basically limited. You rarely have interfaces with multicycle delay.