Is there an example design available for doing an RSU across a UART discrete (without the use of a Nios II)? My target is the MAX10 but that isn't as critical. I would prefer VHDL over Verilog, but I will take what I can get.