Forum Discussion
Altera_Forum
Honored Contributor
8 years agoIs my design using 'hard' multipliers? How do I find out? How do I force it?
I've got following (below) Verilog module. When I compile it i see no DSP blocks etc used in the report. How can I tell if it is using a hardware multiplier and if not how can I force it...
Altera_Forum
Honored Contributor
8 years agoThanks for the tips. I've reworked my stuff and the DSP block is now correctly inferred according to the syn report.