SDeorNew Contributor7 years agoIs Max 5 CPLD code backward compatible in MAX 10 FPGA chip ? Need to replace Max 5 CPLD with MAX 10 FPGA in my board.
a_x_h_75Contributor7 years agoHowever, MAX 10 devices are not pin-for-pin compatible with MAX V devices.Cheers,Alex
Recent DiscussionsPossible Incorrect Clock Label in Cyclone IV Handbook Figure 7-8 (DQ/DQS)Request for Technical Meeting – FPGA Selection, ADRV9029 Integration, and Procurement SupportA5E(B) EMIF : LPDDR4 minimum memory clockHelp on understanding Agilex5 speed binning and static powerAgilex 5 high speed JTAG pod ???Solved
