Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Is it possible to write this?

Hello, I have to write a VHDL code in which i wrote case statement two times for the same FSM states(case statement was in fact interrupted by an if statement).Please look at the underlined lines ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

From what I see in your schematic you can put the if statement inside the Stop_Cond_3 state.

You should also initialize all your variables somewhere. I guess setting them to 0 in the Idle state should do the trick.