Forum Discussion

New Contributor

4 years ago

Is it possible to use GPIO pin as input to PLL in MAX10

An error during schematic capture resulted in external clock oscilator being connected to pin IO_2_32/PLL_L_CLKOUT instead of to one of the CLKx_p/n signals. I tried to instantiate a pll to conver...

Ash_R_Intel

Regular Contributor

4 years ago

Hi Mike,

Please refer below link. Figure 7 indicates "Each clock source can come from any of the two or four clock pins located on the same side of the device as the PLL."

https://www.intel.com/content/www/us/en/programmable/documentation/mcn1395213337540.html#mcn1395712669789

So, you cannot connect a GPIO pin to the PLL. GCLK networks are for the outputs of the PLL.

Regards

Forum Discussion

Is it possible to use GPIO pin as input to PLL in MAX10

Recent Discussions

Can you Validate MAX10 Date and Lot Code?

HDMI example design errors with Agilex 7

MAX10 RSU upgrade succeeds, but device boots Factory image instead of Application

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

carry chain tdc