altera33New Contributor6 years agoIs it possible to get a good documentation? Hi, every new FPGA project with Altera/Intel FPGA was/is an adventure. First off all it is not really possible to plan an effort for new solution, because the documentation mostly never match the ...Show More
YuanLi_S_IntelRegular Contributor6 years agoHi Valerij, Thanks for pointing out the mistake. Any idea what is needed to improve? Any references? Regards, YL
Recent DiscussionsTiming Slacks inside Altera IPPart Status requestAgilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation DiscrepancyVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger