Forum Discussion
Altera_Forum
Honored Contributor
7 years agoI would also expect the PLL locking to 3.58 MHz reference with nominal 5 MHz input. But it's not guaranteed by spec. The lock range might be affected by PVT variation.
It's also possible to implement a kind of software PLL/DLL, utilizing PLL dynamic phase shift feature.