Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

is it common to run memory interface at a higher speed than the design?

Is it common to run SDRAM, SRAM and other memory controllers at a higher frequency than the main design, perhaps that is not integer multiple of the system frequency? This shall require use of clock ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

This implies that the SDRAM is infact asynchronous to the rest of the system. Doesn't it send its data synchronized to the system clock? I am talking about the at the input interface of the memory controller.