Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Is every module need a reset signal?

in the timing diagram ,data0,data1,data2,data3 are the input data for the ram ,and there are output data,we,oe2 is the write and read signal respectly? but there is no reset signal? I wonder how the...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Either:

1) it is a ram (random access memory), meaning you have external access to the memory address lines (in which case your external control of these lines is what needs to be reset, not the ram),

Or:

2) it is not a ram (and you need to ask a more precise question).