IP optimized protection

I want to use CYCLONE5 to create 3 PLLs and connect each PLL output to an external pin. I created three PLLs with PLL Intel FPGA IP from the IP Catalog. When implemented, only one PLL is assigned ...