AkshayAyilliathNew Contributor3 years agoIOpll loosing stability in temperature variations Hello I'm using the iopll IP core on my Arria10 FPGA HW. I observe that the output clock generated is getting disturbed with respect to temperature variations - to be specific, the output clock i...Show MoreOscii_plot_iopll_outputCLK.png132 KB
AqidAyman_AlteraRegular Contributor3 years agoHi,Can you specify what temperature is when the device is 'hot' and 'cold'?Regards,Aqid
Recent DiscussionsPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) DevicesRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?