SK_VAOccasional Contributor6 years agoIO_OBUF Placement and IC delay in timing path Is there anyways we can constrain the placement of IO_OBUF so that it is closer to the pad. How can we reduce the IC delay in the timing path?
SK_VAOccasional Contributor6 years agoHi,I tried this solution by registering the output.But timing is still failing.
Recent DiscussionsCan you Validate MAX10 Date and Lot Code?HDMI example design errors with Agilex 7MAX10 RSU upgrade succeeds, but device boots Factory image instead of ApplicationVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0carry chain tdc