SK_VA
Occasional Contributor
Occasional ContributorIO_OBUF Placement and IC delay in timing path
Is there anyways we can constrain the placement of IO_OBUF so that it is closer to the pad.
How can we reduce the IC delay in the timing path?
Forum Discussion
17 Replies
KennyT_alteraSuper Contributor
Unfortunately no. What you can do is 1) use fast input and out register. 2) tune the d4 and d5 delay.
SK_VAHi,
Thanks for the reply.
Can u please explain more on tuning d4 and d5 delay
- KennyT_altera
You can go to the chip planner -> locate the IO -> cross probe it to resource property editor.
There you can see the delay.
Then, go to settings -> assignment editor -> look for d4 d5 delay and tune accordingly.
- SK_VA
Hi,
I am using Cyclone IV with speed grade 8.These options are applicable for all devices and speed grades.Please suggest some document to get more information on these settings.
- SK_VA
Hi,
Even after using these options I am seeing the same delay from IO-OBUF to output pin.
Regards,
Sanju
- KennyT_altera
You can attached your project.qar here?
- SK_VA
Hi,
Sorry,I cannot share the qar file of the project.
- KennyT_altera
How about show me the screenshot on where you have set the setting and the resource property editor?
sstrell6.105? Where exactly are you seeing that? That's huge. Can you show your .sdc and the full data path report in that screenshot (Data Arrival and Data Required paths)?
#iwork4intel
- KennyT_altera
You misunderstood how to use the fast input and fast output register. Those have to be points towards the register, base on your screenshot, you have to apply to address_latch. However, even if you apply to it, it will not work because you have a nand_dq_out in btw the IO. I suggest you manually add another register after the nand_dq_out and apply the fast output register.
