Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

internal weak pull-high of CPLD and FPGA

Hi All,

I use CPLD(EPM240Z) and FPGA(EP4CE30F23C8N) in my design.

Whenever the device is not in user mode all I/O are tri-stated.But there are internal weak pull up, how can cancel pull up ?

Thank you.

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    8 years ago

    Internal pull-ups in not configured state can't be disabled.

    The usual way to reflect it is to use logic high as inactive, safe state of connected hardware (all outputs off etc.). If not possible, use external pull-down resistors to override the weak pull-ups e.g. 470R to 1K for critical signals.