Altera_ForumHonored Contributor10 years agoInternal M9K in power saving mode Hello, is there such a thing? I see clockena input, but it seems to just enable or disable latching of the data/address/we lines on the clock signal transition, and there's no such thing as "chip sel...Show More
Altera_ForumHonored Contributor10 years agoNo there isn't. Fpgas don't have any chip enables on base components
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew