HaakolivNew Contributor4 months agoInternal LVDS loopback in Agilex I/O tile Hi, I’m trying to figure out if it’s possible on Agilex 5 to connect an internal output buffer to the true-differential LVDS input buffer inside the same I/O tile to create an internal loopback witho...Show More
Recent DiscussionsSystem PLL of Agliex5 PCIE example design cannot be locked after configurationBidirectional differential port on MAX10Quartus Pro invalid command name "End-trace"SolvedGTS Transceiver CompatibilityBackplane Ethernet 10GBASE-KR PHY FPGA IP