internal error:std_logic ports/signals must be width 1

I'm working with quartusII,v9.0.I want to add a component to the sopc builder. when I try to generate my SOPC system.this error appears:"internal error:std_logic ports/signals must be width 1". ...