Altera_ForumHonored Contributor12 years agoInterfacing DDR2 with cyclone-4 FPGA Hello Sir/Madam I want to interface DDR2 with Cyclone-4 EP4CE55 FPGA device bu I am not getting how to do the pin mapping. Are there some dedicated pins to map DDR2 in Cyclone-...Show More
Altera_ForumHonored Contributor12 years agohttp://www.altera.com/literature/lit-external-memory-interface.jsp
Recent DiscussionsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skewMAX10 Bitstreams Authentication