Intel Agilex FHT / FGT lane swapping

Question

Hi,

We are using AGILEX AGIB027R31B2E2V FPGA .

For Implementing 100 G Ethernet we utilize 4 FHT lane (4x25) Bank 13C  Rx / Tx rx/tx_serial port Lane  0 connected to FHTR13C RX/TX CH0 . When I implement the FPGA design I receive an error which seems to disappear when I use Lane0 For rx/tx_serial port  (Inverse order) (0-1-2-3) =&gt; (3-2-1-0). We Finalized the PCB design so I want to learn If Lane reordering is handled in the IP core or not?

I have the same problem with interlaken IP. We use 12.5x12 Configuration (NRZ) and When I have the following connection on PCB. I get an error which disapper when I connect  in reverse order (0:11) =&gt; (11:0) . I want to ask same question does Lane swapping automatically handled in IP?
FGTR13A_TX/RX_Q0_CH0  =Serial RX_Tx &lt;0&gt; 
FGTR13A_TX/RX_Q0_CH1  =Serial RX_Tx &lt;1&gt; 
FGTR13A_TX/RX_Q0_CH2 =Serial RX_Tx &lt;2&gt; 
FGTR13A_TX/RX_Q0_CH3  =Serial RX_Tx &lt;3&gt; 
FGTR13A_TX/RX_Q1_CH0  =Serial RX_Tx &lt;4&gt; 
FGTR13A_TX/RX_Q1_CH1  =Serial RX_Tx &lt;5&gt; 
FGTR13A_TX/RX_Q1_CH2 =Serial RX_Tx &lt;6&gt; 
FGTR13A_TX/RX_Q1_CH3  =Serial RX_Tx &lt;7&gt; 
FGTR13A_TX/RX_Q2_CH0  =Serial RX_Tx &lt;8&gt; 
FGTR13A_TX/RX_Q2_CH1  =Serial RX_Tx &lt;9&gt; 
FGTR13A_TX/RX_Q2_CH2 =Serial RX_Tx &lt;10&gt; 
FGTR13A_TX/RX_Q2_CH3  =Serial RX_Tx &lt;11&gt;

paveetirrasrie_altera · Answer

Hi,The lane swapping is not automatically done in IP. The parameter has to be set to determine the kind of swapping that you're working on. Please refer Interlaken UG for more details. https://www.intel.com/content/www/us/en/docs/programmable/683338/22-1/swap-tx-lanes-and-swap-rx-lanes-data.htmlRegards,Pavee

emrahener · Answer

Hi Pavee,

How about 100 G Ethernet IP. Design including Ethernet IP implements when we have the reverse order. Can you comment on this ? Intel Dev Kits (Agilex I-Series Transceiver-SoC Development Kit) have different bit ordering for FHT implementations for different QSFP connectors.

FGTR13A_TX/RX_Q0_CH0  =Serial RX_Tx &lt;3&gt; 
FGTR13A_TX/RX_Q0_CH1  =Serial RX_Tx &lt;2&gt; 
FGTR13A_TX/RX_Q0_CH2 =Serial RX_Tx &lt;1&gt; 
FGTR13A_TX/RX_Q0_CH3  =Serial RX_Tx &lt;0&gt;

paveetirrasrie_altera · Answer

Hi,Here's a detailed answer for your question. Apologize for the delayed responsehttps://www.intel.com/content/www/us/en/support/programmable/articles/000082955.htmlRegards,Pavee

paveetirrasrie_altera · Answer

We do not receive any response from you to the previous answer that I have provided. This thread will be transitioned to community support.

If you have a new question, feel free to open a new thread to get the support from Intel experts.

Otherwise, the community users will continue to help you on this thread.

Thank you.

emrahener · Answer

Thanks for your reply. I have no further questions on this issue for now. 
Kind Regards
Emrah ENER

Forum Discussion

Intel Agilex FHT / FGT lane swapping

6 Replies

Recent Discussions

Issue with configuring EPCQ64A & Cyclone10LP using NiosV as processor.

Error with PDN Tool 2.0 for Cyclone V

Trouble Getting started with Stratix 10 SOC

JTAG Chain Broken on Agilex 7-I Dev Kit

Agilex 5 Power