Altera_ForumHonored Contributor10 years agoInstruction on multiple clock cycle Hi everyone ! I'm working on a project where I generate a timestamp through a counter that is incremented by 1 every clock cycle. The thing is, every time I load the timestamp value in my bu...Show More
Altera_ForumHonored Contributor10 years agoyour s_count is 32 bits. Your count is 8 bits. How did it compile?
Recent DiscussionsSystem PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?Request for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts