Altera_ForumHonored Contributor10 years agoInstruction on multiple clock cycle Hi everyone ! I'm working on a project where I generate a timestamp through a counter that is incremented by 1 every clock cycle. The thing is, every time I load the timestamp value in my bu...Show More
Altera_ForumHonored Contributor10 years agoyour s_count is 32 bits. Your count is 8 bits. How did it compile?
Recent DiscussionsAbout floating voltage of the Agilex 3 power on resetLooking for the Document ID 854068Suggestion of carry chain type TDC of Cyclone 10 GX FPGA chipsIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAImplementation of lower data rate.