Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorInstantiate System Verilog into a VHDL Testbench
Good Evening, I am currently working on a project for school where we taking the original concepts we learned in VHDL and applying them to build the same components with System Verilog. I alrea...
Altera_ForumHonored Contributor
Honored Contributor --- Quote Start --- Aw, Tricky, you just spoiled several hours of frustration for Joe ... (i.e., good recommendation) Cheers, Dave --- Quote End --- The problem is, how this works is never really explained anywhere.
