Altera_ForumHonored Contributor17 years agoInitializing RAM with different port widthsHello there I have a RAM block on a Cyclone II with a 16 bit write port and an 8 bit read port. The problem is that somehow it won't be initialized it correctly by the *.mif file. Did anybody else experience this problem? Regards Stefan
Recent DiscussionsWhat does _CH[B,T]p mean?SolvedLVDS SERDES rx_inclock idleTriple-Modular Redundancy (TMR)Max10 SecurityBitstream encryption via TCL for CycloneV