Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Initial DFF values after FPGA programming

Normally I design my all my logic with an asynchronous reset, so this is not an issue, but I have recently come across an area where we might reload the FPGA via nCONFIG to reset it, and not have Use...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

I am a bit confused now...because any release near clk edge will violate Tsu/Th

I will strongly believe that powerup reset release will not be made any close to any clk edge. The silicon people wouldn't let that happen on the very first clk edge or can they?

After all we are told to take care of reset release at field.