Inferring two multipliers in one DPS block in verilog/VHDL, Cyclone V

yes, exactly. There was no warning or error, except that design was bigger than device. I used 26 independent 8x8 multipliers described in code above, it occupies 26 DSP blocks. Also tried different coding (with/without registers, clock), synthetis attributes, settings, etc.