Incremental compilation

--- Quote Start ---

I came across this warning:

Warning: One or more LogicLock region membership assignments are unused

.I have set the design partition and set the logiclock region size and location.

while it still wasn't solved.

--- Quote End ---

Hi,

maybe some of your assigened nodes are optimized away by the Quartus synthesis.

Kind regards

GPK