Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

including various design files

Hi all, I've created a couple of different design files for testing purposes and now want to combine all in one file, rather than writing them all out again. So I've created a new projec...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

I find it really tedious to write vhdl just for conneting blocks. Personally I like connecting blocks using schematics.You can generate symbols for your vhdl block easily: file->Create symbol. But of course its a matter of taste what you prefer.