Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorImprove timing using multiple PLL
Hello all, In device like Cyclone V A9 there are 8 PLL. Generally I generate system clock from one PLL in normal mode but there is a way to improve timings using nearer PLL for some design part...
Altera_ForumHonored Contributor
Honored ContributorUsually clock tree is global and if an improvement occurs due to multiple PLLs then it is likely a matter of chance fitting.
