Altera_ForumHonored Contributor16 years agoif some could explain me somethingi don't understand, how setting a wire as output (without changing anything in the module) changes the output of the module.
Recent DiscussionsWhy does PTA show zero W for F-tiles in Hierarchical Design EditorArria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerWorst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)Cannot access SSLC portal for Questa LicenseFPGA ECCN Request