Forum Discussion

New Contributor

6 years ago

I instantiaze a pll with 4 output clock,but when I use Derive PLL Clocks command in Timing Analyzer, it only derive two generated clock?

altpll1 altpll1_inst ( .inclk0 ( chip_clk ),//20Mhz .c0 ( sys_clk ), //400Mhz .c1 ( uart_clk ), //25Mhz .c2 ( clk_50M ), //50Mhz .c3 ( clk_30M ),//30Mhz .locked ( locked_sig ...

zlan01

New Contributor

6 years ago

oh, perhaps because I only do synthesis step, and do not do the fitter step

Forum Discussion

I instantiaze a pll with 4 output clock,but when I use Derive PLL Clocks command in Timing Analyzer, it only derive two generated clock?

Recent Discussions

Arria 10 GX RX max intra-differential pair skew

MAX10 Bitstreams Authentication

Cyclone 10 GX development board collaterals

Agilex 7 FPGA Availability on Cloud Platforms (AWS, Azure, GCP)?

AGRW027R28A2I2V Thermal Model