Forum Discussion

zlan01's avatar
zlan01
Icon for New Contributor rankNew Contributor
6 years ago

I design a board with max10,and do not design the reset input for max10, how can I generate a internal reset ?

Can I use the locked output of pll to generate a reset signal for my design? And what is the best reset mode for max10 ?using a input reset or generating a reset signal just in FPGA ？ For my board,t...
SreekumarR_G_Intel's avatar
SreekumarR_G_Intel
Icon for Frequent Contributor rankFrequent Contributor
6 years ago

Usually it is good to know the state of register to the known value ; Can i know how to find the PUP_COUNT value once power ON and no clock fed to the sysytem ? I belive it is undefined in your case and clock started to fed counter will start from unknown value.

Also note : I am not saying this is going to happen but what i believe is there is chance it can happen.

Thank you,

Regards,

Sree