Forum Discussion
Altera_Forum
Honored Contributor
8 years agoyour problem is unrelated to addition (which requires unsigned type if still want to add 1). your shift should shift input bit through 4 stages:
on the clk edge: sr <= sr(2 downto 0) & sr_in;