Altera_ForumHonored Contributor8 years agoI cant find any mistake but my compiler says its a mistake Dear all, Please help me out her. counter <= counter + '1'; this is my instruction this is my error. So what is the mistake in it? Error (10327): VHDL error at led_blink.vh...Show More
Altera_ForumHonored Contributor8 years agoyou might want to think about converting your signal to (un)signed, then you can use +
Recent DiscussionsWorst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)Agilex5 - Timings configuration10M04SCU169I7G issue.HDMI example design errors with Agilex 7Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy