Forum Discussion

New Contributor

2 years ago

Solved

I am looking for a way to initialize the E-tile PAM4 PMA and get it to work properly.

Hi, I am currently developing firmware and driver for E-tile transceiver PHY IP on Intel® Agilex™ FPGA F-Series 027(AGFB027). My FPGA logic development colleague, who has previously worked on Xi...

ZiYing_Intel
2 years ago
Hi shirley,

You may refer to the rocketboard because rocketboard got a lot of E-tile project design. For further information, you may refer to link below https://www.rocketboards.org/foswiki/Main/WebHome

Best regards,
Zi Ying

ZiYing_Intel

Frequent Contributor

2 years ago

Hi shirley,

You may refer to the rocketboard because rocketboard got a lot of E-tile project design. For further information, you may refer to link below https://www.rocketboards.org/foswiki/Main/WebHome

Best regards,

Zi Ying

Forum Discussion

I am looking for a way to initialize the E-tile PAM4 PMA and get it to work properly.

Recent Discussions

Cyclone 5 SoC FPGA Bank Supply Prerequisite

AGILEX 5 Migration issue

To INTEL - Request for Compliance Data from Analog Devices, Inc

Arria 10 GX RX max intra-differential pair skew

MAX10 Bitstreams Authentication