Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

HS_LVDS in signal tap

Greetings once again. I am still running into problems trying to lower the clock speed of ALTLVDS megafunction. I am trying to look at some of the clocks and this one, coming out of a startix II GX P...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

I think, the error message is rather clear and pretty self-explanatory. Signal tap can only access signals available for connection in the logic fabric. Dedicated SERDES clock signals aren't as well as serial SERDES in- and outputs aren't.