rshal2Occasional Contributor6 years agoHPS I/O set required option is missing in qsys Hello, I use arria v 5ASXFB5H4F40 device. In schematic, uart #0 is connected to A15 (tx), B14 (rx) pins, and uart #1 is connected to N13 (tx), G13 (rx). According to pinsout excel (https://www.int...Show More
Rahul_S_Intel1Frequent Contributor6 years agoHi Ran, I am evaluating from myside and need some to fix the above
Recent Discussionswriting a word to cfm1 using on chip flash ip on max10MAX10 FPGA IOs not entering Tri-state (Hi-Z)To INTEL - Request for Compliance Data from your customerPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devicesabout cyclone 10gx transceiver