how to write sdc constraints for asynchronous memory?

Asynchronous memory access doesn't expose a clock signal, but the master actually does use it to generate the strobe signals (CS, WR, RD ...)1

Or maybe do you mean you have a completely combinatorial design? In this case it would be hard to write any contraint.